

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

APPLICATION FOR UNITED STATES LETTERS PATENT

FOR

ADAPTIVE INPUT/OUTPUT BUFFER AND METHODS THEREOF

Inventors: Tsvika KURTS
Zelig WAYNER

Intel Reference No.: P15471
EPLC Reference No.: P-5514-US
Prepared By: Miriam Paton
Eitan, Pearl, Latzer & Cohen-Zedek

ADAPTIVE INPUT/OUTPUT BUFFER AND METHODS THEREOF

BACKGROUND OF THE INVENTION

[0001] As frequencies used in digital systems increase, timing constraints become more difficult or even impossible to meet.

[0002] For example, common-clock bus protocols are used to transfer data, address and control signals between memory devices and a memory controller. These signals are sampled relative to a clock that is common to both the memory devices and the memory controller. As the period of that common clock decreases to the same order of the set-up and hold time requirements on the bus, manufacturing tolerances of the printed circuit board and the different semiconductors involved in the signal's timing may not be tight enough to ensure that all systems having a similar configuration will meet the timing requirements.

[0003] In addition, in "open" systems such as personal computers (PC), many different system configurations are possible, the systems having printed circuit boards from different sources and memory devices of different types and quantities. Each such configuration may have different timing characteristics, and these overall characteristics may extend beyond the timing tolerances of the memory controller.

[0004] Consequently, systems having particular configurations may fail to operate, while others may have marginal operation and may fail to operate in certain environmental conditions.

BRIEF DESCRIPTION OF THE DRAWINGS

[0005] Embodiments of the invention are illustrated by way of example and not limitation in the figures of the accompanying drawings, in which:

[0006] FIG. 1 is a block diagram of a printed circuit board having installed thereon a device and a controller;

[0007] FIG. 2 and FIG. 3 are exemplary timing diagrams, helpful in understanding some embodiments of the invention;

[0008] FIG. 4 is a flowchart illustration of a method for setting and adjusting timing parameters;

[0009] FIG. 5 is a flowchart illustration of an exemplary method of generating lookup tables;

[0010] FIG. 6 is a flowchart illustration of an exemplary method for determining the digital values to program to a driving impedance control register and an output delay control register;

[0011] FIG. 7 is a flowchart illustration of an exemplary calibration sequence for the digital values to be programmed to the output delay control register and the input delay control register;

[0012] FIG. 8 is a flowchart illustration of an exemplary calibration algorithm for the digital values to be programmed to the output delay control register and the input delay control register;

[0013] FIG. 9 is a block diagram of an apparatus including a printed circuit board having a memory controller installed thereon;

[0014] FIGS. 10A – 10D are flowchart illustrations of an exemplary calibration sequence for the digital values to be programmed to the delay control registers of the memory controller of FIG. 9; and

[0015] FIG. 11 is a simplified schematic illustration of an exemplary programmable delay cell, in accordance with some embodiments of the invention.

[0016] It will be appreciated that for simplicity and clarity of illustration, elements shown in the figures have not necessarily been drawn to scale. For example, the dimensions of some of the elements may be exaggerated relative to other elements for

clarity. Further, where considered appropriate, reference numerals may be repeated among the figures to indicate corresponding or analogous elements.

DETAILED DESCRIPTION OF THE INVENTION

[0017] In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of embodiments of the invention. However it will be understood by those of ordinary skill in the art that the embodiments of the invention may be practiced without these specific details. In other instances, well-known methods, procedures, components and circuits have not been described in detail so as not to obscure the invention.

[0018] Some portions of the detailed description that follows are presented in terms of algorithms and symbolic representations of operations on data bits or binary digital signals within a computer memory. These algorithmic descriptions and representations may be the techniques used by those skilled in the data processing arts to convey the substance of their work to others skilled in the art.

[0019] Some embodiments of the invention are directed to setting and/or dynamically adjusting parameters of physical components of a controller based on the attributes of one or more devices electrically coupled to the controller and based on the attributes of the medium electrically coupling the one or more devices to the controller. The physical components whose parameters are being set and/or adjusted may include those components which enable electrical signals sent by the controller to be accurately received by the one or more devices, and those components which enable electrical signals sent by the one or more devices to be accurately received by the controller.

[0020] As shown in FIG. 1, a printed circuit board (PCB) 2 may comprise a controller 4, one or more devices 6, a conductor 8 and a conductor 10 according to some embodiments of the invention. PCB 2 may optionally comprise a graphics chip 5. A non-exhaustive list of examples for controller 4 includes a central processing unit (CPU) and a memory controller. For example, controller 4 may have the ability to drive control signals to perform Read and Write commands, and conductors 8 and 10 may be part of a bus for those control signals. A non-exhaustive list of examples for device 6 includes a memory device and a co-processor. The following description is for a single device 6, although the scope of the invention is not limited in this respect.

[0021] When device 6 is assembled on PCB 2, conductor 8 and conductor 10 may comprise traces on a printed circuit board. When device 6 is assembled on removable modules, conductor 8 and conductor 10 may comprise, for example, traces on a printed circuit board, traces on the removable module and the conductive connector that couples these traces.

[0022] The following description of embodiments of the invention makes reference to the rising edges of clocks. However, in other embodiments of the invention, reference could be made instead to the falling edges of the clocks.

Parameters for Output Signals

[0023] The following description describes physical components of a controller and how to set and/or dynamically adjust parameters of these physical components to enable electrical signals sent by the controller to be accurately received by one or more devices electrically coupled to the controller. The setting and/or adjustment of these parameters may be based on the attributes of the one or more devices electrically coupled to the controller and based on the attributes of the medium electrically coupling the one or more devices to the controller.

[0024] Controller 4, which is an integrated circuit or a part of an integrated circuit, may comprise an output channel 12 controlled by an optional output-delay control register 14 and a driving impedance control register 16. Output channel 12 may receive from a digital subsystem (not shown) a signal 18 whose stabilized logic levels change no more than once during each period of a clock 20, and may generate an output signal on conductor 8 that may reflect the changes in the logic levels of signal 18.

[0025] Device 6 may comprise an input channel 22 that may receive a clock 24 and the signal on conductor 8 as inputs. Input channel 22 may sample the logic levels of the signal on conductor 8 on rising edges of clock 24 and may output the sampled logic levels on a signal 25. One purpose of output channel 12, output-delay control register 14 and driving impedance control register 16 may be to ensure that changes in the logic levels of signal 18 are accurately reflected by changes in the logic levels of signal 25. Effectively, this will transfer signal 18 to signal 25.

[0026] The system formed by controller 4 and device 6 is a common-clock system.

[0027] In the exemplary timing diagram of FIG. 2, clock 20 oscillates with period T_{PERIOD} nanoseconds (measured between rising edges, for example rising edges 102, 104 and 106). In this example, the logic level of signal 18 changes T_{CO1} nanoseconds after each rising edge of clock 20. In the exemplary timing diagram of FIG. 2, the time delay T_{CO1} is constant, although the scope of the invention is not limited in this respect.

[0028] Output channel 12 may comprise an optional programmable delay cell 26 and a programmable output buffer 28.

[0029] Programmable delay cell 26 may continuously sample the logic level of signal 18, and may continuously output logic levels on a signal 30 that are substantially equal to the logic levels sampled on signal 18. When a change in the logic level of signal 18 occurs, the logic level of signal 30 may change accordingly after a time delay T_{PD1} . Time delay T_{PD1} may be programmable within a time range, and may be set according to a digital value stored in output-delay control register 14, as will be explained in more detail hereinbelow.

[0030] Programmable output buffer 28 may receive signal 30 as input and may generate an output signal on conductor 8 that may reflect the changes in the logic levels of signal 30. Logic levels may be represented on conductor 8 by voltage levels. For example, a high voltage level may represent one logic level, and a low voltage level may represent another logic level. Consequently, programmable output buffer 28 may generate voltage levels on conductor 8 to reflect the changes in the logic levels of signal 30.

[0031] Although the scope of the invention is not limited in this respect, programmable output buffer 28 may generate a low voltage level on conductor 8 by coupling a low-voltage source (ground, for example) to conductor 8 through a sink driving impedance, internal to programmable output buffer 28. Similarly, programmable output buffer 28 may generate a high voltage level on conductor 8 by coupling a high-voltage source to conductor 8 through a source driving impedance, internal to programmable output buffer 28.

[0032] Driving impedance control register 16 may be coupled to programmable output buffer 28, and digital values stored in driving impedance control register 16 may control the source driving impedance and the sink driving impedance of programmable output buffer 28. (Alternatively, driving impedance control register 16 could be replaced by two registers, one to store a digital value that may control the source driving impedance of programmable output buffer 28, and the other to store a digital value that may control the sink driving impedance of programmable output buffer 28.)

[0033] Since a low-to-high transition time T_{PLH1} (high-to-low transition time T_{PHL1}) – during which the voltage of the signal on conductor 8 may not properly represent any logic level – may be affected by the source driving impedance (sink driving impedance) of programmable output buffer 28, driving impedance control register 16 may control the low-to-high transition time T_{PLH1} and the high-to-low transition time T_{PHL1} of the signal on conductor 8. Moreover, low-to-high transition time T_{PLH1} and high-to-low transition time T_{PHL1} may be affected by the physical layout topology of conductor 8, by the total capacitive load on conductor 8, by the impedance of conductor 8, and by the input impedance of input channel 22.

[0034] An exemplary timing diagram of clock 24 is shown in FIG. 2, although the invention is not limited to this example. In this example, clock 24 may oscillate at the same frequency as clock 20, having a period of T_{PERIOD} nanoseconds (measured between rising edges), and the rising edges of clock 24 may have a constant time shift of T_{SKW} nanoseconds from the rising edges of clock 20.

[0035] When output channel 12 generates a logic level on conductor 8 after a rising edge of clock 20, input channel 22 ought to sample that logic level at the rising edge of clock 24 shifted T_{SKW} nanoseconds from the following rising edge of clock 20.

[0036] For example, when output channel 12 generates a high logic level (low logic level) on conductor 8 after rising edge 102 (104) of clock 20, input channel 22 ought to sample that logic level on rising edge 114 (116) of clock 24.

[0037] For input channel 22 to correctly sample logic levels of the signal on conductor 8, the voltage of the signal on conductor 8 may have to be stable with the corresponding voltage levels for at least a "setup time" T_{SU1} before the rising edge of clock 24 and may have to remain stable with this voltage level for at least a "hold time" T_{H1} after the rising edge of clock 24.

[0038] In other words, for input channel 22 to correctly sample a high (low) logic level of the signal on conductor 8, the following conditions must be fulfilled:

(a) the high (low) voltage of the signal on conductor 8 must be stable for a time period equivalent to at least the sum of the setup time and the hold time;

(b) the high (low) voltage of the signal on conductor 8 must be stable for at least T_{H1} after the rising edge of clock 24;

and

(c) the high (low) voltage of the signal on conductor 8 must be stable for at least T_{SU1} before the rising edge of clock 24.

Condition (a) may be expressed by the following relations for high voltages and for low voltages:

$$1. T_{PERIOD} - T_{PLH1} \geq T_{SU1} + T_{H1};$$

$$1'. T_{PERIOD} - T_{PHL1} \geq T_{SU1} + T_{H1}.$$

Condition (b) may be expressed by the following relation (the same relation for high and low voltages):

$$2. T_{CO1} + T_{PD1} \geq T_{H1} + T_{SKW}.$$

Condition (c) may be expressed by the following relations for high voltages and for low voltages:

$$3. T_{PERIOD} - T_{CO1} - T_{PD1} - T_{PLH1} \geq T_{SU1} - T_{SKW}.$$

$$3'. T_{PERIOD} - T_{CO1} - T_{PD1} - T_{PHL1} \geq T_{SU1} - T_{SKW}.$$

[0039] Conditions (b) and (c) may be expressed as upper and lower limits on the time delay T_{PD1} introduced by programmable delay cell 26, as expressed by the following relations:

$$4. T_{\text{PERIOD}} - \mathbf{T_{PLH1}} - T_{\text{CO1}} - T_{\text{SU1}} + T_{\text{SKW}} \geq \mathbf{T_{PD1}} \geq T_{\text{H1}} + T_{\text{SKW}} - T_{\text{CO1}}.$$

$$5. T_{\text{PERIOD}} - \mathbf{T_{PHL1}} - T_{\text{CO1}} - T_{\text{SU1}} + T_{\text{SKW}} \geq \mathbf{T_{PD1}} \geq T_{\text{H1}} + T_{\text{SKW}} - T_{\text{CO1}}.$$

[0040] It can be shown that relation 1 is a necessary but not sufficient condition for both relations 2 and 3 to be fulfilled when sampling a high voltage. Similarly, relation 1' is a necessary but not sufficient condition for both relations 2 and 3' to be fulfilled when sampling a low voltage. Consequently once the digital values programmed to driving impedance control register 16 are adjusted so that relations 1 and 1' are fulfilled, the digital values programmed to output-delay control register 14 may be adjusted so that both relations 4 and 5 are fulfilled.

[0041] Controllable parameters of relations 1, 1', 4 and 5 (emphasized in bold type in the relations) may be adjusted via digital values programmed to driving impedance control register 16 and output delay control register 14 to compensate for the variations in all other parameters in the relations so that conditions (a), (b), and (c) are fulfilled, as will be explained hereinbelow.

Relations 1 and 1'

[0042] T_{PERIOD} is a fixed value, while the exact values of setup time T_{SU1} and hold time T_{H1} may be affected, for example, by manufacturing tolerances of device 6 and may vary with, for example, variations in the ambient temperature. By adjusting the source (sink) driving impedance of programmable output buffer 28, the low-to-high transition time T_{PLH1} (high-to-low transition time T_{PHL1}) may be adjusted so that relation 1 (1') is satisfied, i.e. a high (low) voltage of the signal on conductor 8 is stable for a time period equivalent to at least the sum of the setup time T_{SU1} and the hold time T_{H1} .

[0043] It should be understood that the low-to-high transition time T_{PLH1} (high-to-low transition time T_{PHL1}) is not determined solely by the source (sink) driving impedance of programmable output buffer 28. Rather, the exact values of low-to-high transition time T_{PLH1} and high-to-low transition time T_{PHL1} may be affected by, as previously explained, the total capacitive load on conductor 8, the physical layout

topology of conductor 8, the impedance of conductor 8, and the input impedance of input channel 22. Furthermore, the total capacitive load on conductor 8 may vary, for example, according to the number and type of devices 6 coupled to conductor 8, and according to manufacturing tolerances of each device 6. The physical layout topology of conductor 8 may vary, for example, according to the number of devices 6 coupled to conductor 8 and according to the design of PCB 2. The impedance of conductor 8 may vary, for example, according to the design of PCB 2 and according to manufacturing tolerances of PCB 2. The input impedance of input channel 22 may vary, for example, according to the type and manufacturing tolerances of device 6.

[0044] Since there are so many different factors that may affect the other parameters in relations 1 and 1', the ability to control the low-to-high transition time T_{PLH1} and the high-to-low transition time T_{PHL1} enables relations 1 and 1' to be fulfilled in various situations.

Relations 4 and 5

[0045] T_{PERIOD} is a fixed value, and low-to-high transition time T_{PLH1} and the high-to-low transition time T_{PHL1} will have been adjusted before attempting to satisfy relations 4 and 5. However, as discussed hereinabove with respect to relations 1 and 1', setup time T_{SU1} and hold time T_{H1} may be affected, for example, by manufacturing tolerances of device 6 and may vary with, for example, variations in the ambient temperature. Similarly, the exact value of time delay T_{CO1} may be affected by, for example, manufacturing tolerances of controller 4 and may vary with, for example, variations in the ambient temperature. Moreover, the exact value of the time shift T_{SKW} between the rising edges of clock 20 and clock 24 may be affected by, for example, the methods used to generate clock 20 and clock 24. For example, clock 24 may be generated by a phase locked loop (PLL) that is locked to clock 20 and has a constant or varying phase error. In another example, the time shift T_{SKW} may occur as a result of skew between signals in a clock distribution tree (not shown) used to generate clock 20 and clock 24, or by a difference in rise time of signals of that clock distribution tree.

[0046] Consequently, for input channel 22 to correctly sample logic levels of the signal on conductor 8, after adjusting the sink driving impedance and the source driving impedance of programmable output buffer 28 so that relations 1 and 1' are fulfilled, delay T_{PD1} of programmable delay cell 26 may be adjusted by setting the appropriate digital value in output-delay control register 14, so that both relations 4 and 5 are fulfilled.

Parameters for Input Signals

[0047] The following description describes physical components of a controller and how to set and/or dynamically adjust parameters of these physical components to enable electrical signals sent by one or more devices electrically coupled to the controller to be accurately received by the controller. The setting and/or adjustment of these parameters may be based on the attributes of the one or more devices electrically coupled to the controller and based on the attributes of the medium electrically coupling the one or more devices to the controller.

[0048] Device 6 may comprise an output channel 32. Output channel 32 may receive a signal 34 whose stabilized logic levels change no more than once during each period of clock 24, and may generate an output signal on conductor 10 that may reflect the changes in the logic levels of signal 34. Logic levels may be represented on conductor 10 by voltage levels.

[0049] Controller 4 may comprise an input channel 36 controlled by an input-delay control register 13. Input channel 36 may receive clock 20 and the signal of conductor 10 as inputs, and may output a signal 38. Input channel 36 may sample the logic levels of the signal on conductor 10 on rising edges of clock 20 and may output the sampled logic levels on signal 38. One purpose of input channel 36 and input-delay control register 13 may be to ensure that changes in the logic levels of signal 34 are accurately reflected by changes in the logic levels of signal 38. Effectively, this will transfer signal 34 to signal 38.

[0050] In the exemplary timing diagram of FIG. 3, clock 24 oscillates with period T_{PERIOD} nanoseconds (measured between rising edges). In this example, the logic level of the signal on conductor 10 begins to change T_{CO2} nanoseconds after each

rising edge of clock 24. In the exemplary timing diagram of FIG. 3, the time delay T_{CO2} is constant, although the scope of the invention is not limited in this respect.

[0051] In addition, the transition of the signal on conductor 10 from a low voltage level to a high voltage level may be characterized by a low-to-high transition time T_{PLH2} , during which the voltage of the signal on conductor 10 may not properly represent any logic level. Similarly, the transition of the signal on conductor 10 from a high voltage level to a low voltage level may be characterized by a high-to-low transition time T_{PHL2} during which the voltage of the signal on conductor 8 may not properly represent any logic level.

[0052] The low-to-high transition time T_{PLH2} may be affected by the source driving impedance of output channel 32, the total capacitive load on conductor 10, the physical layout topology of conductor 10, the impedance of conductor 10, and the input impedance of input channel 36.

[0053] Similarly, the high-to-low transition time T_{PHL2} may be affected by the sink driving impedance of output channel 32, the total capacitive load on conductor 10, the physical layout topology of conductor 10, the sink driving impedance of output channel 32, the impedance of conductor 10, and the input impedance of input channel 36.

[0054] In the exemplary timing diagram of FIG. 3, the voltage on conductor 10 achieves a stabilized high voltage level ($T_{CO2} + T_{PLH2}$) nanoseconds after a rising edge 202 of clock 24, and achieves a stabilized low voltage level ($T_{CO2} + T_{PHL2}$) nanoseconds after a rising edge 204 of clock 24, and achieves a stabilized high voltage level ($T_{CO2} + T_{PLH2}$) nanoseconds after a rising edge 206 of clock 24.

[0055] Input channel 36 may comprise an input buffer 40, a programmable delay cell 42 and an input register 44. Input register 44 is a part of a front end for the digital subsystem (not shown).

[0056] In some embodiments, input buffer 40 may receive the signal on conductor 10 as input and may generate an output signal 46 that may reflect the changes in the logic levels of the signal on conductor 10. When the voltage of the signal on

conductor 10 represents a particular logic level, input buffer 40 may output the same logic level on signal 46. However, when the voltage of the signal on conductor 10 does not properly represent any logic level, such as, for example during the time periods T_{PLH2} and T_{PHL2} , signal 46 may also not properly represent any logic level, as illustrated in FIG. 3 by a hatched rectangle. (In other embodiments, input buffer 40 may have a different behavior. For example, input buffer 40 may be a Schmitt trigger input buffer, for which signal 46 always represents a proper logic level, but the time at which the logic level changes may vary according to the rise time or the fall time.)

[0057] Programmable delay cell 42 may receive signal 46 as input and may output a signal 48. Programmable delay cell 42 may continuously sample the logic level of signal 46, and may continuously output logic levels on signal 48 that are substantially equal to the logic levels sampled on signal 46. When a change in the logic level of signal 46 occurs, the logic level of signal 48 may change accordingly after a time delay T_{PD2} . Time delay T_{PD2} may be programmable, and may be set according to a digital value stored in input delay control register 13.

[0058] Input register 44 may sample the logic levels of signal 48 on rising edges and may output signal 38. The logic level input register 44 may output on signal 38 after each rising edge of clock 20. may be substantially equal to the logic level sampled on signal 48 at the rising edge of clock 20.

[0059] When output channel 32 generates a logic level on conductor 10 after a rising edge of clock 24, input register 44 ought to sample that logic level on signal 48 at the rising edge of clock 20 shifted T_{SKW} nanoseconds from the following rising edge of clock 24.

[0060] For example, when output channel 32 generates a high logic level on conductor 10 after rising edge 202 of clock 24, input register 44 ought to sample that logic level on signal 48 on rising edge 214 of clock 20. Similarly, when output channel 32 generates a low logic on conductor 10 after rising edge 204 of clock 24, input register 44 ought to sample that logic level on signal 48 on rising edge 216 of clock 20.

[0061] For input register 44 to correctly sample logic levels of signal 48, the logic level of signal 48 may have to be stable for at least a "setup time" T_{SU2} before the rising edge of clock 20 and may have to remain stable for at least a "hold time" T_{H2} after the rising edge of clock 20.

[0062] In other words, for input register 44 to correctly sample a high (low) logic level of signal 48, the following conditions must be fulfilled:

(d) the high (low) voltage of signal 48 must be stable for a time period equivalent to at least the sum of the setup time and the hold time;

(e) the high (low) voltage on signal 48 must be stable for at least T_{H2} after the rising edge of clock 20;

and

(f) the high (low) voltage on signal 48 must be stable for at least T_{SU2} before the rising edge of clock 20.

Condition (d) may be expressed by the following relations for high voltages and for low voltages:

$$6. T_{PERIOD} - T_{PLH2} \geq T_{SU2} + T_{H2};$$

$$6'. T_{PERIOD} - T_{PHL2} \geq T_{SU2} + T_{H2}.$$

Condition (e) may be expressed by the following relation (the same relation for high and low voltages):

$$7. T_{CO2} + T_{PD2} + T_{SKW} \geq T_H.$$

Condition (f) may be expressed by the following relations for high voltages and low voltages:

$$8. T_{PERIOD} - T_{CO2} - T_{PD2} - T_{PLH2} \geq T_{SU2} + T_{SKW}.$$

$$8'. T_{PERIOD} - T_{CO2} - T_{PD2} - T_{PHL2} \geq T_{SU2} + T_{SKW}.$$

[0063] Conditions (e) and (f) may be expressed as upper and lower limits on the time delay T_{PD2} introduced by programmable delay cell 42, as expressed by the following relations:

$$9. T_{PERIOD} - T_{PLH2} - T_{CO2} - T_{SU2} - T_{SKW} \geq T_{PD2} \geq T_{H2} - T_{SKW} - T_{CO2}.$$

$$10. T_{PERIOD} - T_{PHL2} - T_{CO2} - T_{SU2} - T_{SKW} \geq T_{PD2} \geq T_{H2} - T_{SKW} - T_{CO2}.$$

[0064] The controllable parameter of relations 9 and 10 (emphasized in bold type in the relations) may be adjusted via digital values programmed to input delay control register 13 to compensate for the variations in all other parameters in the relations so that conditions (e), and (f) are fulfilled, as will be explained hereinbelow.

Relations 6 and 6'

[0065] According to embodiments of this invention, low-to-high transition time T_{PLH2} and high-to-low transition time T_{PHL2} are not controllable by controller 4, and therefore relations 6 and 6' are assumed to be fulfilled.

Relations 9 and 10

[0066] T_{PERIOD} is a fixed value, while the exact values of setup time T_{SU2} and hold time T_{H2} may be affected, for example, by manufacturing tolerances of controller 4 and may vary with, for example, variations in the ambient temperature. Similarly, the exact value of time delay T_{CO2} may be affected by, for example, manufacturing tolerances of device 6 and may vary with, for example, variations in the ambient temperature. Moreover, the exact value of the time shift of T_{SKW} between the rising edges of clock 20 and clock 24 may be affected by, for example, the methods used to generate clock 20 and clock 24.

[0067] The exact values of low-to-high transition time T_{PLH2} and high-to-low transition time T_{PHL2} may be affected by the total capacitive load on conductor 10, the physical layout topology of conductor 10, the impedance of conductor 10, and the input impedance of input channel 36. Furthermore, the total capacitive load on conductor 10 may vary, for example, according to variations in the output capacitance of output channel 32, and according to the type and manufacturing tolerances of each device 6. In addition, the total capacitive load on conductor 10 may vary, for example, according to the type, the number and manufacturing tolerances of optional device(s) 50 electrically connected to conductor 10. The physical layout topology of conductor 10 may vary, for example, according to the design of PCB 2. The impedance of conductor 10 may vary, for example, according to the design of PCB 2

and according to manufacturing tolerances of PCB 2. The output impedance of output channel 32 may vary, for example, according to manufacturing tolerances of device 6. [0068] Consequently, for input register 44 to correctly sample logic levels of signal 48, delay T_{PD2} of programmable delay cell 42 may be adjusted by setting the appropriate digital value in input-delay control register 13, so that both relations 9 and 10 are fulfilled.

Setting and Adjusting Parameters

[0069] The parameters of the physical components of the controller are determined by the digital values in input-delay control register 13, output-delay control register 14 and driving impedance control register 16. As shown in FIG. 4, default values for these registers may be determined by laboratory work (-400-) and stored in a memory installed on the printed circuit board (-401-). The printed circuit board may be installed in an apparatus (-402-), and the digital values stored in the registers may be adjusted if desired during the operation of the apparatus (-403-). As will be explained in further detail hereinbelow, FIG. 5 is a more detailed description of -400-, while FIG. 6 is a more detailed description of -403-. FIG. 7 describes a method called by the methods of FIG. 5 and FIG. 6, while FIG. 8 describes a method called by the method of FIG. 7.

[0070] PCB 2 may comprise one or more memories 62 to store configuration information 64 about PCB 2. Configuration information 64 may include information that affects the digital values to program to driving impedance control register 16 and output delay control register 14, such as, for example, the type and number of devices 6 electrically coupled to conductor 8, and optionally, information about the topology and impedance of conductor 8. Configuration information 64 may also include information that affects the digital values to program to input delay control register 13, such as, for example, the type of device 6 sending electrical signals on conductor 10, the type and number of optional devices 50 electrically coupled to conductor 10, and optionally, information about the topology and impedance of conductor 10.

[0071] PCB 2 may comprise a memory 52 to store information used to program driving impedance control register 16 and output delay control register 14, and to program input delay control register 13. Alternatively, memory 52 may be part of

controller 4. Such information may be arranged, for example, in the following data structures: a driving impedance lookup table (LUT) 54, an output window centering lookup table 56, an input window centering lookup table 58 and a golden patterns table 60. The data in all or some of the data structures of memory 52 may be programmable. In addition, memory 52 may comprise one or more memory devices, and the data structures may be distributed among these devices.

[0072] Memory 52 may also comprise software modules to implement the methods of FIG. 6, FIG. 7, and FIG. 8.

[0073] Driving impedance LUT 54 may comprise one or more entries. An entry for a particular total capacitive load on conductor 8, a particular impedance of conductor 8 and a particular input impedance of input channel 22, may include a digital value to control the source driving impedance of programmable output buffer 28 and another digital value to control the sink driving impedance of programmable output buffer 28 that enable condition (a) to be fulfilled.

[0074] Output window centering LUT 56 may comprise one or more entries. An entry for a particular total capacitive load on conductor 8, a particular time shift T_{SKW} , a particular impedance of conductor 8 and a particular input impedance of input channel 22, may include a digital value to control the time delay T_{PD1} introduced by programmable delay cell 26 that enables conditions (b) and (c) to be fulfilled.

[0075] Input window centering LUT 58 may comprise one or more entries. An entry for a particular total capacitive load on conductor 10, a particular time shift T_{SKW} , a particular impedance of conductor 10 and a particular input impedance of input channel 36, may include a digital value to control the time delay T_{PD2} introduced by programmable delay cell 42 that enables conditions (e) and (f) to be fulfilled.

[0076] Golden patterns table 60 may contain patterns of digital values used for testing whether input channel 22 correctly samples logic levels of the signal on conductor 8. For example, golden patterns table 60 may include patterns designed for relaxed/stress testing of hold time/set-up time violations. The precise patterns to be

used may depend on many factors, such as, for example, the specific topology of conductor 8 and the protocol in which digital values are transferred over conductor 8. However, when these patterns of digital values for hold (set-up) time violations are generated on conductor 8 and time delay T_{PD1} is close to the minimum (maximum) of its range, input channel 22 may be more likely to correctly sample logic levels of the signal on conductor 8 for the relaxed testing pattern than for the stress testing pattern.

[0077] Similarly, golden patterns table 60 may contain patterns of digital values used for testing whether input register 44 correctly samples logic levels of the signal on conductor 10. For example, golden patterns table 60 may include patterns designed for relaxed/stress testing of hold/set-up time violations. The precise patterns to be used may depend on many factors, such as, for example, the specific topology of conductor 10 and the protocol in which digital values are transferred over conductor 10. However, when these patterns of digital values for hold (set-up) time violations are generated on conductor 10 and time delay T_{PD2} is close to the minimum (maximum) of its range, input register 44 may be more likely to correctly sample logic levels of the signal on conductor 10 for the relaxed testing pattern than for the stress testing pattern.

[0078] Moreover, golden patterns table 60 may be programmable, and its content may be updated or replaced, if desired, as patterns providing more effective testing are developed.

[0079] FIG. 5 is a flowchart illustration of an exemplary method of determining the default values to be stored in driving impedance LUT 54, output window centering LUT 56 and input window centering LUT 58, according to some embodiments of the invention. Although the scope of the invention is not limited in this respect, the method of FIG. 5 may be performed prior to mass production of the combination of a particular type of PCB 2 and memory 52 installed thereon.

[0080] A "validation" version of memory 52 may be generated (-302-), for example, using simulations and validation tests of controller 4 to determine "validation" digital values stored in the entries of driving impedance lookup table 54, output window centering lookup table 56 and input window centering lookup table 58.

[0081] However, due to, for example, manufacturing tolerances of PCB 2, controller 4, devices 6, and optional devices 50, one or more of the timing parameters related to the signal on conductor 8 (T_{CO1} , T_{PD1} , T_{PHL1} , T_{PLH1} , T_{SU1} , T_{H1} and T_{SKW}), and one or more of the timing parameters related to the signal on conductor 10 (T_{CO2} , T_{PD2} , T_{PHL2} , T_{PLH2} , T_{SU2} , T_{H2} and T_{SKW}) may have values that deviate from the values used during the simulation and validation tests to define the "validation" digital values stored in the validation version of memory 52. Consequently, the digital values stored in the validation version of memory 52 may not be adequate for input channel 22 to correctly sample logic levels of the signal on conductor 8 and for input register 44 to correctly sample logic levels of the signal on conductor 10 under certain operating conditions.

[0082] If calibration of the entries of tables 54, 56 and 58 is not desired (-502-), the validation version of memory 52 may be used as a "production" version of memory 52 (-504-). Therefore, the default values for the registers are the validation values.

[0083] If calibration is desired (-502-), the "validation" version of memory 52 may be installed on PCB 2 (-506-). PCB 2 may be powered up and configuration information 64 may then be read. The appropriate entries of driving impedance lookup table 54, output window centering lookup table 56 and input window centering lookup table 58 of the validation memory are selected based on the configuration information 64, and the digital values in the selected entries may be programmed to driving impedance control register 16, output delay control register 14 and input delay control register 13, respectively (-508-).

[0084] Controller 4 and devices 6 may be brought to operating conditions (-510-). For example, controller 4 and devices 6 may be heated to an operating temperature, such as, for example, 50°C, by, for example, toggling the signal on conductor 8 and the signal on conductor 10. When the desired temperature is reached, a calibration sequence, to be described in more detail with respect to FIG. 7, may be performed (-512-) to determine digital values for driving impedance lookup table 54 and output window centering lookup table 56 that are calibrated to the specific parameters of PCB 2 and to the specific parameters of devices 6 and controller 4 that are installed on PCB 2. In addition, a similar calibration sequence may be performed (-512-) to

determine digital values for input window centering lookup table 58 that are calibrated to the specific parameters of PCB 2 and to the specific parameters of devices 6, optional devices 50 and controller 4 that are installed on PCB 2.

[0085] The appropriate entries of one or more of driving impedance lookup table 54, output window centering lookup table 56 and input window centering lookup table 58 may be updated with values determined by the calibration sequences (-514-), and a production version of memory 52 with the updated values as the default values for the registers may be created (-504-).

[0086] Moreover, if different configurations of PCB 2 are possible (for example, controller 4 and optional devices 50 may be permanently installed on PCB 2 while different configurations of PCB 2 may have different types and numbers of devices 6) and it is desired to have the tables of memory 52 store entries appropriate for each of the different configurations, then the calibration process (-508- through -514-) may be repeated for each of the configurations (-516- and -518-) prior to creating the production version of memory 52 to be installed on PCB 2 (-504-).

[0087] FIG. 6 is a flowchart illustration of an exemplary method according to some embodiments of the invention, for determining the digital values to program to driving impedance control register 16 and output delay control register 14 so that input channel 22 correctly samples logic levels of the signal on conductor 8, and for determining the digital values to program to input delay control register 13, so that input register 44 correctly samples logic levels of the signal on conductor 10.

[0088] Although the scope of the invention is not limited in this respect, the method of FIG. 6 may be performed each time an apparatus including the PCB 2 of FIG. 1 is powered up. PCB 2 already has installed on it controller 4, one or more devices 6, optional devices 50, memory 62 and a production version of memory 52.

[0089] PCB 2 may be powered up and configuration information 64 may then be read. The appropriate entries of driving impedance lookup table 54, output window centering lookup table 56 and input window centering lookup table 58 of the validation memory may be selected based on the configuration information 64, and the digital values in the selected entries may be programmed to driving impedance control register 16, output delay control register 14 and input delay control register 13, respectively (-508-).

[0090] Controller 4 and devices 6 may be brought to operating conditions (-510-). For example, controller 4 and devices 6 may be heated to an operating temperature, such as, for example 50°C, by, for example, toggling the signal on conductor 8 and the signal on conductor 10.

[0091] When the desired temperature is reached, it is tested that input channel 22 correctly samples logic levels of the signal on conductor 8, and that input register 44 correctly samples logic levels of the signal on conductor 10, using the patterns stored in golden patterns table 60 that are designed for stress testing of hold time and setup time violations (-612-). If the test fails (-614-), the method may exit while reporting the failure (-616-). Optionally, before exiting, the test may be repeated using the patterns stored in golden patterns table 60 that are designed for relaxed testing of hold time and setup time violations (-618-). If the repeated test fails (-620-), the method may exit while reporting the failure (-616-).

[0092] However, if the stress tests do not fail, or if the relaxed tests do not fail, the method may continue to decision -622- regarding power-up calibration.

[0093] If power-up calibration of the digital values in driving impedance control register 16 and output window delay control register 14 is desired (-622-), a calibration sequence, described in more detail with respect to FIG. 7, may be performed (-512-) to determine digital values for driving impedance control register 16 and output window delay control register 14 that are calibrated to the current parameters of PCB 2 and to the current parameters of devices 6 and controller 4 that are installed on PCB 2.

[0094] In addition, a similar calibration sequence may be performed (-512-) to determine a digital value for input delay control register 13 that is calibrated to the current parameters of PCB 2 and to the current parameters of devices 6, optional devices 50 and controller 4 that are installed on PCB 2.

[0095] If the calibration fails (-624-), the method may exit while reporting the failure (-626-). However, if the calibration does not fail, and if the calibration sequence determines for at least one of driving impedance control register 16, output delay control register 14 and input delay control register 13, a value which is different from the default value programmed in -508-, the contents of the corresponding

register(s) will be replaced with the value(s) determined by the calibration sequence (-630-).

[0096] During operation of controller 4 and devices 6, changes in the ambient temperature, drifts in the supply voltage to controller 4 and to devices 6 and other factors may result in changes in the timing parameters of the signals on conductors 8 and 10. To compensate for such changes, calibrating the contents of registers 13, 14 and 16 (-512-) may be repeated on a recurring basis, if desired (-632- and -634-). This repetition of the calibration may occur even if power-up calibration is not desired (-622-).

[0097] It should be noted that even if the default values stored in memory 52 and programmed to the registers at power-up based on configuration information 64 result in the success of the alive test with stress golden patterns or the alive test with relaxed golden patterns, the alive test may succeed with a small margin. By calibrating the values using a calibration sequence and updating the registers with the calibrated values, this margin for success in passing the test with golden patterns may be increased.

[0098] FIG. 7 is a flowchart illustration of an exemplary calibration sequence for the digital values to be programmed to output delay control register 14 and input delay control register 13, according to some embodiments of the invention. The calibration sequences -512- referred to by the methods of FIG. 5 and FIG. 6 may include the sequence of FIG. 7, although the scope of the invention is not limited in this respect.

[0099] When the sequence of FIG. 7 is called by the method of FIG. 5, input delay control register 13 and output delay control register 14 are already programmed with default values from input centering lookup table 58 and output centering lookup table 56, respectively, the default values having been selected from the tables according to the configuration information 64 at -508- of FIG. 5.

[00100] Similarly, when the sequence of FIG. 7 is called by the method of FIG. 6, input delay control register 13 and output delay control register 14 are already programmed, either with default values from lookup tables selected according to the configuration information 64 at -508- of FIG. 6, or with values determined by a previous call to the calibration sequence of FIG. 7 at -630- of FIG. 6.

[00101] A calibration algorithm may be performed for the value of output delay control register 14 (-704-). As will be explained hereinbelow with respect to FIG. 8, the calibration algorithm may determine one or more values for output delay control register 14 at which input channel 22 correctly samples logic levels of the signal on conductor 8. The calibrated value for output delay control register 14 may be selected as the median of these values (-706-).

[00102] Output delay control register 14 may then be programmed with the calibrated value (-708-), and a calibration algorithm may be performed for the value of input delay control register 13 (-710-). The calibration algorithm may determine one or more values for input delay control register 13 at which input register 44 correctly samples logic levels of the signal on conductor 10. The calibrated value for input delay control register 13 may be selected as the median of these values (-712-).

[00103] However, if the calibration algorithm (-704-) cannot determine any values for output delay control register 14 at which input channel 22 correctly samples logic levels of the signal on conductor 8 the method will report a failure (-714-) and exit.

[00104] Similarly, if the calibration algorithm (-710-) cannot determine any values for input delay control register 13 at which input register 44 correctly samples logic levels of the signal on conductor 10, the method will report a failure (-714-) and exit.

[00105] FIG. 8 is a flowchart illustration of an exemplary calibration algorithm for the digital values to be programmed to output delay control register 14 and input delay control register 13, according to some embodiments of the invention. The calibration algorithms referred to by the method of FIG. 6 at -704- and -710- may include the algorithm of FIG. 8, although the scope of the invention is not limited in this respect.

[00106] The register to be calibrated (output delay control register 14 at -704- of FIG. 7, and input delay control register 13 at -710- of FIG. 7) is programmed to a value that corresponds to the delay cell controlled by the register having the minimum delay of its range (-802-).

[00107] In a first test, a pattern designed for stress testing of setup time violations is sent via signal 18 to device 6, and sent back from signal 34 to controller 4 (-804-). If the digital values received on signal 38 differ from the digital values sent via signal 18 (-806-), the programmed value is marked fail (-808-). However, if the digital values

received on signal 38 match the digital values sent from signal 18 (-806-), a second test is performed.

[00108] In the second test, a pattern designed for stress testing of hold time violations is sent via signal 18 to device 6, and sent back from signal 34 to controller 4 (-810-). If the digital values received on signal 38 differ from the digital values sent via signal 18 (-812-), the programmed value is marked fail (-808-). However, if the digital values received on signal 38 match the digital values sent from signal 18 (-806-), the programmed value is marked pass (-814-).

[00109] The register to be calibrated may then be programmed with an increased value so that the delay cell controlled by the register has an increased delay that is still within its range (-818-), and the first test (and second test, if appropriate) may be repeated. The increased programmed value is marked as fail or pass. When all the programmable values of the register have been tested (-816-), the results of the programmed values are checked (-820-). If all the programmed values failed the tests, a failure is reported (-822-) and the method exits. If not all the programmed values failed the tests, the values which passed the tests are reported (-824-) and the method exits.

Bidirectional Signals

[00110] The foregoing description has focused on separate conductors 8 and 10, each carrying its own signal. However, embodiments of the invention are equally applicable to the case of a single conductor electrically coupling output channel 12 of controller 4 to input channel 22 of device 6 and output channel 32 of device 6 to input channel 36 of controller 4. Within controller 4, the output of programmable output buffer 28 and the input to input buffer 40 will be electrically coupled. Within device 6, the output of channel 32 and the input to channel 22 will be electrically coupled. Any suitable technique may be used to ensure that only one of output channel 12 and output channel 32 sends a signal on the single conductor at any given time, including, for example, the known techniques of open drain outputs and high impedance outputs.

Groups of Conductors

[00111] The foregoing description has focused on single conductors 8 and 10. In the foregoing description, each conductor had its own input channel and output channel, with the channels in controller 4 being controlled by registers. However, it will be understood that when a group of conductors are similar, controller 4 may have a single input-delay control register to control the input channels for the conductors in the group, and a single output-delay control register and a single driving impedance control register to control the output channels for the conductors in the group. The similarity between the conductors in a group may include, for example, similarity in the topology of the traces, similarity in the switching behavior of the signals, and similarity in the protocols of the signals, when applicable. For example, if the address signals are represented by 64 bits, then the 64 conductors carrying those bits may be considered as part of the same group, and controller 4 may have a single output-delay control register and a single driving impedance control register to control the output channels for the 64 conductors of the address signals.

Exemplary Apparatus

[00112] An exemplary apparatus 900 is shown in FIG. 9, according to some embodiments of the invention. Apparatus 900 may comprise a printed circuit board (PCB) 902. Apparatus 900 may optionally comprise an audio input device 901. Well-known components and circuits of apparatus 900 are not shown in FIG. 9 so as not to obscure the invention.

[00113] A non-exhaustive list of examples for apparatus 900 includes a desktop personal computer, a server computer, a laptop computer, a notebook computer, a hand-held computer, a personal digital assistant (PDA), a mobile telephone, and the like, and any embedded application with a high-speed bus and memory subsystem.

[00114] A processor 903, a basic input/output system (BIOS) device 952, a memory controller 904, a memory bank 916 and an optional memory bank 917 may be installed upon PCB 902. (In some embodiments, memory controller 904 may be part of processor 903.) A graphics chip 905 may optionally be installed upon PCB 902. Additional components that may also be installed upon PCB 902 are not shown so as not to obscure the invention.

[00115] A non-exhaustive list of examples for processor 903 includes a central processing unit (CPU), a digital signal processor (DSP), a reduced instruction set computer (RISC), a complex instruction set computer (CISC) and the like. Moreover, processor 903 may be part of an application specific integrated circuit (ASIC) or may be a part of an application specific standard product (ASSP).

[00116] A non-exhaustive list of examples for BIOS device 952 includes a flash memory, an electrically erasable programmable read only memory (EEPROM), and the like. BIOS device 952 may comprise software modules to implement the methods of FIG. 6, FIGS. 10A – 10D, and FIG. 8.

[00117] A non-exhaustive list of examples for memory controller 904 includes a bus bridge, a peripheral component interconnect (PCI) north bridge, a PCI south bridge, an accelerated graphics port (AGP) bridge, a memory interface device and the like, or a combination thereof. Moreover, memory controller 904 may be part of an application specific integrated circuit (ASIC) or part of a chip set or a part of an application specific standard product (ASSP).

[00118] Either or both of memory banks 916 and 917 may be a removable module, such as, for example, a dual in line memory module (DIMM), a small outline dual in line memory module (SODIMM), a single in line memory module (SIMM), a RAMBUS in line memory module (RIMM), and the like. Alternatively, either or both of memory banks 916 and 917 may be non-removable, e.g., may be permanently attached to PCB 902.

[00119] Memory banks 916 and 917 may comprise one or more memory devices 906 and 907, respectively. A non-exhaustive list of examples for memory devices 906 and 907 includes synchronous dynamic random access memory (SDRAM) devices, RAMBUS dynamic random access memory (RDRAM) devices, double data rate (DDR) memory devices, static random access memory (SRAM), and the like.

[00120] BIOS device 952 is a particular example of memory 52 of FIG. 1, and memory controller 904 is a particular example of controller 4 of FIG. 1, and memory devices 906 and 907 are particular examples of devices 6 of FIG. 1. Therefore, the following description will focus on the programming of registers in memory controller 904 that control input and output channels in memory controller 904 of signals between memory controller 904 and memory devices 906 and 907.

[00121] Memory controller 904 may be coupled to memory devices 906 and memory devices 907 through various groups of conductors. For a group of one or more conductors carrying one or more output signals, memory controller 904 may comprise one or more output channels (not shown) similar to output channel 12 of FIG. 1. For a group of one or more conductors carrying one or more input signals, memory controller 904 may comprise one or more input channels (not shown) similar to input channel 36 of FIG. 1.

[00122] One group of conductors 920 may carry memory data-in (*MDIN*) signals to read data from memory devices 906 and/or memory devices 907. Conductors 920 may also carry memory data-out (*MDOUT*) signals to write data to memory devices 906 and/or memory devices 907. Memory controller 904 may comprise a single driving impedance control register and an optional single output-delay control register to control the output channels of memory controller 904 that output the *MDOUT* signals on conductors 920. Similarly, memory controller 904 may comprise a single input-delay control register to control the input channels of memory controller 904 that receive the *MDIN* signals on conductors 920.

[00123] Another group of conductors 922 may carry address signals from memory controller 904 to memory devices 906 and/or memory devices 907. Memory controller 904 may comprise a single driving impedance control register and an optional single output-delay control register to control the output channels of memory controller 904 that output the address signals on conductors 922.

[00124] A single conductor 924 may carry a clock signal (similar to clock 20 and clock 24 of FIG. 1) from memory controller 904 to memory devices 906 and/or memory devices 907. Memory controller 904 may comprise a single driving impedance control register and an optional single output-delay control register to control the output channel of memory controller 904 that output the clock signal on conductor 924.

[00125] Another group of conductors 926 (927) may carry a "chip select" signal from memory controller 904 to memory devices 906 (907). The chip select signal is used to notify a particular memory device that the signals sent on the other conductors, namely the address and *MDIN* signals, are intended for that memory device. Memory controller 904 may comprise a single driving impedance control register and an

optional single output-delay control register to control the output channels of memory controller 904 that output the chip select signals on conductors 926 and another single driving impedance control register and another optional single output-delay control register to control the output channels of memory controller 904 that output the chip select signals on conductors 927.

Exemplary Calibration Sequence

[00126] FIGS. 10A – 10D are flowchart illustrations of an exemplary calibration sequence for the digital values to be programmed to the delay control registers of memory controller 904, according to some embodiments of the invention. The control registers affected by the exemplary calibration sequence of FIGS. 10A – 10D are:

a) the “data out delay control register” - the output-delay control register for the output channels of memory controller 904 that output the *MDOUT* signals on conductors 920 (calibration of which is described in FIG. 10A);

b) the “data in delay control register” – the input-delay control register for the input channels of memory controller 904 the receive the *MDIN* signals on conductors 920 (calibration of which is described in FIG. 10B);

c) the “address delay control register” – the output-delay control register for the output channels of memory controller 904 that output the address signals on conductors 922 (calibration of which is described in FIG. 10C);

d) the “first chip select control register” – the output-delay control register for the output channels of memory controller 904 that output the chip select signals on conductors 926 to memory devices 906 (calibration of which is described in FIG. 10D); and

e) the “second chip select control register” – the output-delay control register for the output channels of memory controller 904 that output the chip select signals on conductors 927 to memory devices 907 (calibration of which is described in FIG. 10D).

[00127] When the sequence of FIGS. 10A – 10D is called during the creation of a production BIOS (as in FIG. 5), the registers are already programmed by processor 903 with values from the lookup tables in BIOS device 952, the values having been

selected by processor 903 from the tables according to configuration information 936 and 937 stored in memories, such as, for example, EEPROM, flash memory, and the like. For example, when memory bank 916 and/or memory bank 917 is a DIMM memory, the protocol used to read the configuration information 936 and 937 may be the Serial Presence Detect (SPD) protocol.

[00128] Similarly, when the sequence of FIGS. 10A – 10D is called during power-up calibration or recurring calibration to compensate for changes (as in FIG. 6), the registers are already programmed, either with values from lookup tables in BIOS device 952 selected according to configuration information 936 and 937, or with values determined by a previous call to the calibration sequence of FIGS. 10A – 10D.

[00129] A calibration algorithm may be performed for the value of the “data out delay control register” where the delay control registers of memory controller 904 may be programmed to the default values (-1000-) and memory data-out signals (*MDOUT*) are sent to memory devices 906 (-1002-). An exemplary calibration algorithm is described hereinabove with respect to FIG. 8. As is explained hereinabove with respect to FIG. 8, the calibration algorithm may determine one or more values for the “data out delay control register” at which the input channels of memory devices 906 correctly sample logic levels of the *MDOUT* signals on conductors 920.

[00130] The delay control registers of memory controller 904 may be programmed to the default values (-1004-). The calibration algorithm may be repeated for the value of the “data out delay control register”, where this time, memory data-out (*MDOUT*) signals are sent to memory devices 907 (-1006-). This time, the calibration algorithm may determine one or more values for the “data out delay control register” at which the input channels of memory devices 907 correctly sample logic levels of the *MDOUT* signals on conductors 920.

[00131] If some of the values determined by the calibration algorithm in -1002- and -1006- define overlapping regions of values for which the tests of the algorithm pass, then the calibrated value for the “data out delay control register” may be selected as the median of these overlapping values (-1008-).

[00132] The “data out delay control register” may then be programmed with the calibrated value, and the other delay control registers may be programmed with the default values (-1010-).

[00133] A calibration algorithm may be performed for the value of the “data in delay control register” where memory data-in signals (*MDIN*) are received from memory devices 906 (-1012-). The calibration algorithm may determine one or more values for the “data in delay control register” at which the input channels of memory controller 904 correctly sample logic levels of the *MDIN* signals on conductors 920 from memory devices 906.

[00134] The “data out delay control register” may then be programmed with the calibrated value, and the other delay control registers may be programmed with the default values (-1014-). The calibration algorithm may be repeated for the value of the “data in delay control register”, where this time, memory data-in (*MDIN*) signals are received from memory devices 907 (-1016-). This time, the calibration algorithm may determine one or more values for the “data in delay control register” at which the input channels of memory controller 904 correctly sample logic levels of the *MDIN* signals on conductors 920 from memory devices 907.

[00135] If some of the values determined by the calibration algorithm in -1012- and -1016- define overlapping regions of values for which the tests of the algorithm pass, then the calibrated value for the “data in delay control register” may be selected as the median of these overlapping values (-1018-).

[00136] The “data out delay control register” and “data in delay control register” may then be programmed with the calibrated values, and the other delay control registers may be programmed with the default values (-1020-).

[00137] A calibration algorithm may be performed for the value of the “address delay control register” (-1022-). The calibration algorithm may determine one or more values for the “address delay control register” at which the input channels of memory devices 906 correctly sample logic levels of the address signals on conductors 922.

[00138] The “data out delay control register” and “data in delay control register” may then be programmed with the calibrated values, and the other delay control registers may be programmed with the default values (-1024-).

[00139] The calibration algorithm may be repeated for the value of the "address delay control register", where this time, address signals are received from memory devices 907 (-1026-). This time, the calibration algorithm may determine one or more values for the "address delay control register" at which the input channels of memory devices 907 correctly sample logic levels of the address signals on conductors 922.

[00140] If some of the values determined by the calibration algorithm in -1022- and -1026- define overlapping regions of values for which the tests of the algorithm pass, then the calibrated value for the "address delay control register" may be selected as the median of these overlapping values (-1028-).

[00141] The "data out delay control register", "data in delay control register" and "address delay control register" may then be programmed with the calibrated values, and the other delay control registers may be programmed with the default values (-1030-).

[00142] A calibration algorithm may be performed for the value of the "first chip select delay control register" (-1032-). The calibration algorithm may determine one or more values for the "first chip select delay control register" at which the input channels of memory devices 906 correctly sample logic levels of the chip select signals on conductors 926. The calibrated value for the "first chip select delay control register" may be selected as the median of these values (-1034-).

[00143] The "data out delay control register", "data in delay control register", "address delay control register" and "first chip select delay control register" may then be programmed with the calibrated values, and the other delay control registers may be programmed with the default values (-1036-).

[00144] A calibration algorithm may be performed for the value of the "second chip select delay control register" (-1038-). The calibration algorithm may determine one or more values for the "second chip select delay control register" at which the input channels of memory devices 907 correctly sample logic levels of the chip select signals on conductors 927. The calibrated value for the "second chip select delay control register" may be selected as the median of these values, and the "second chip select delay control register" may be programmed to the calibrated value (-1040-).

[00145] If a test fails during execution of a calibration algorithm, the failure may be reported (-1042-).

Delay Values and Golden Patterns for Exemplary Calibration Algorithm

[00146] In one example, the calibration algorithm of FIG. 8 was called from the calibration sequence of FIGS. 10A - 10D for the apparatus of FIG. 9. In this example, the frequency of clock 924 was 133 MHz, although in other examples, the frequency may have other values, such as, for example, 100 MHz, 166 MHz, 200 MHz, 266 MHz, etc. For the case of the clock frequency being 133 MHz, clock 924 oscillates with a period $T_{PERIOD} = 7.519$ nanoseconds. When memory bank 916 and memory bank 917 are DIMM memories, the latest time at which an *MDIN* signal on conductors 920 sent by memory bank 916 or memory bank 917 is stabilized following a rising edge of clock 924 ($\max(T_{CO2}+T_{PLH2}, T_{CO2}+T_{PHL2})$) may be, for example, approximately 1.8 nanoseconds to approximately 4.2 nanoseconds, which is a range of approximately 2.4 nanoseconds. The precise value of ($\max(T_{CO2}+T_{PLH2}, T_{CO2}+T_{PHL2})$) may depend, for example, on the number and type of memory devices 906 and memory devices 907.

[00147] In this example, the delays T_{PD2} introduced by the programmable delay cell of the input channels of memory controller 904 that receive the *MDIN* signals on conductors 920 (controlled by the "data in delay control register" at point -818- of the calibration algorithm of FIG. 8) may have the following values:

Delay (picoseconds)	Relative Delay from Center (picoseconds)
0	-2000
250	-1750
500	-1500
750	-1250
1000	-1000
1250	-750
1500	-500
1750	-250
2000	0
2250	250
2500	500
2750	750
3000	1000
3250	1250

3500	1500
3750	1750

where a delay T_{PD2} of 2000 picoseconds corresponds roughly to the center of the expected range for delay T_{PD2} .

[00148] Moreover, in this example, conductors 920 comprise 64 conductors, where each conductor represents one bit. The 64 bits of conductors 920 are divided into eight bytes, each byte comprising eight bits numbered 0 to 7. The topology of conductors 920 may be such that noise coupling and interference between conductors that belong to different bytes is substantially small. Therefore each byte may be tested separately for setup time violations and hold time violations.

[00149] Furthermore, the topology of conductors 920 may be such that for each byte, the bit numbered 3 is the most sensitive to interference and to noise coupled from the rest of the bits of that byte.

[00150] Therefore, the following golden patterns may be used for performing stress testing of setup time violations and hold time violations, for a group of conductors comprising a byte of conductors 920:

Pattern	CLK	WRITE		READ	
		bits 7,6,5,4,2,1,0	bit 3	bits 7,6,5,4,2,1,0	bit 3
SETUP	1	1	0		
	2	0	1		
	3	1	0	0	1
	4	0	1	1	0
HOLD	5	0	1	0	1
	6	0	1		
	7	0	1		
	8	0	0		
	9	0	1	0	0
	10	0	0	0	1

[00151] In the exemplary stress test for setup time violations, memory controller 904 sends a byte to memory device 906 or 907, where bits 7,6,5,4,2,1 and 0 of the byte have the same logic value that changes at each of four successive clocks (clocks 1 – 4)

and bit 3 of the byte has the opposite logic value at each of the four successive clocks. Bits 7,6,5,4,2,1 and 0 of the byte may create a lot of noise, and the test will pass if memory device 906 or 907 correctly receives the bit 3 at each of clocks 3, 4 and 5.

[00152] In the exemplary relax test for hold time violations, at clocks 5 – 10, memory controller 904 sends an unchanging logic value for bits 7,6,5,4,2,1 and 0 of the byte in order to settle the system. At clocks 5 – 7, an unchanging opposite logic value for bit 3 is sent, also to settle the system. The logic value of bit 3 is then changed at clocks 8 and 9, and the test will pass if memory device 906 or 907 correctly receives bit 3 at each of clocks 9 and 10.

Programmable Delay Cell

[00153] FIG. 11 is a simplified schematic illustration of an exemplary programmable delay cell 1100, in accordance with some embodiments of the invention. Programmable delay cell 1100 may be used to implement programmable delay cell 26 and/or programmable delay cell 42 of FIG. 1.

[00154] Programmable delay cell 1100 may receive an input signal 1102, control signals 1106, 1108, 1110, 1112 and 1128, and may generate an output signal 1104. Programmable delay cell 1100 may continuously sample the logic level of signal 1102, and may continuously output logic levels on a signal 1104 that are substantially equal to the logic levels sampled on signal 1102. When a change in the logic level of signal 1102 occurs, the logic level of signal 1104 may change accordingly after a time delay T_{PD} .

[00155] Time delay T_{PD} may be programmable within a time range, and may be set to one of sixteen time delays, according to the digital values of control signals 1106, 1108, 1110 and 1112. Moreover, control signal 1128 may enable continuous or fine grain tuning of the time delay T_{PD} selected by control signals 1106, 1108, 1110 and 1112. For example, control signal 1128 may be used so that time delay T_{PD} will be closer to a desired value. In another example, control signal 1128 may be used to apply corrections to time delay T_{PD} if it drifts from a desired value due, for example, to any or any combination of the following factors: variations in the supply voltage,

variations in the ambient temperature, and variations in the temperature of controller 4. The corrections applied by control signal 1128 may be generated in response to output from a measurement system (not shown) to detect such variations.

[00156] Programmable delay cell 1100 may comprise a capacitor 1150. As will be explained hereinbelow, the digital values of control signals 1106, 1108, 1110 and 1112 may set time delay T_{PD} by controlling the impedance of a circuit that charges and discharges capacitor 1150. Moreover, control signal 1128 may adjust time delay T_{PD} by controlling the impedance of the circuit that charges capacitor 1150.

[00157] Programmable delay cell 1100 may comprise a switching transistor 1114, a switching transistor 1116, a variable impedance transistor 1118 and an inverter 1120.

[00158] Inverter 1120 may receive input signal 1102 and may output a signal 1122 having a logic level which is inverted from the logic level of signal 1102.

[00159] When the logic level of input signal 1102 is logic "0", the logic level of signal 1122 is logic "1", and conductor 1124 may be coupled to a low supply rail 1140 via a substantially low impedance Z_L presented by switching transistor 1114, and to a high supply rail VCC_C via a substantially high impedance Z_Z presented by switching transistor 1116, thus practically decoupling conductor 1124 and conductor 1126.

[00160] When the logic level of input signal 1102 is logic "1", the logic level of signal 1122 is logic "0", and conductor 1124 may be coupled to low supply rail 1140 via a substantially high impedance Z_H presented by switching transistor 1114, and to high supply rail VCC_C via a substantially low impedance Z_H presented by switching transistor 1116 and an impedance Z_V determined by control signal 1128 and presented by variable impedance transistor 1118.

[00161] However, for the simplicity of the explanation, if impedance Z_Z is substantially higher than impedances Z_L and Z_H , impedance Z_Z can be approximated as infinite impedance. Consequently, using this approximation, when the logic level of input signal 1102 is logic "0", conductor 1124 may be coupled to low supply rail

1140 via the substantially low impedance Z_L presented by switching transistor 1114, and when the logic level of input signal 1102 is logic "1", conductor 1124 may be coupled to high supply rail VCCC via the substantially low impedance Z_H presented by switching transistor 1116 and the impedance Z_V presented by variable impedance transistor 1118.

[00162] Programmable delay cell 1100 may comprise pass gates 1130, 1132, 1134 and 1136. Pass gates 1130, 1132, 1134 and 1136 may receive control signals 1106, 1108, 1110 and 1112, respectively as input. When the logic level of one of these control signals is logic "0", the corresponding pass gate may couple conductor 1124 to capacitor 1150 with substantially high impedance Z_Z , thus practically de-coupling conductor 1124 from capacitor 1150. When the logic level of one of these control signals is logic "1", the corresponding pass gate may couple conductor 1124 to capacitor 1150 with a substantially low impedance, for example Z_1 for pass gate 130, Z_2 for pass gate 132, Z_3 for pass gate 134 and Z_4 for pass gate 136. In one example, impedance Z_2 may be twice the impedance Z_1 , impedance Z_3 may be twice the impedance Z_2 , and impedance Z_4 may be twice the impedance Z_3 .

[00163] It will be appreciated by persons of ordinary skill in the art, that conductor 1124 is coupled to capacitor 1150 with an impedance Z_{PASS} that is a combination of impedances in which of pass gates 1130, 1132, 1134 and 1136 couple conductor 1124 to capacitor 1150 (Z_1 , Z_2 , Z_3 , Z_4 and Z_Z). Moreover, Z_{PASS} may have one of sixteen values, according to the combination of logic levels of control signals 1106, 1108, 1110 and 1112.

[00164] When input signal 1102 is asserted from a logic level "0" to a logic level "1", electrical current will flow from the high supply rail VCCC via impedances Z_V , Z_H and Z_{PASS} to capacitor 1150. Consequently, the voltage level on capacitor 1150 and on conductor 1124, relative to the low supply rail, may increase. When the voltage on conductor 1124 becomes equal or higher than a predefined first threshold, output

signal 1104 may be considered as having a logic level "1". The time delay T_{PD} from the assertion of input signal 1102 to the voltage on conductor 1124 becoming equal or higher than a predefined first threshold, may be affected, at least in part, by the capacitance of capacitor 1150, by the voltage level of the high supply rail VCCC relative to the low supply rail, and by the values of impedances Z_V , Z_H and Z_{PASS} .

[00165] When input signal 1102 is de-asserted from logic level "1" to a logic level "0", electrical current will flow from capacitor 1150 to low supply rail 1140 via impedances Z_{PASS} and Z_L . Consequently, the voltage level on capacitor 1150 and on conductor 1124, relative to the low supply rail, may decrease. When the voltage level on conductor 1124 becomes equal or lower than a predefined second threshold, output signal 1104 may be considered as having a logic level "0". The time delay from the de-assertion of input signal 1102 to the voltage on conductor 1124 becoming equal or lower than a predefined second threshold may be affected, at least in part, by the capacitance of capacitor 1150 and by the values of impedances Z_L and Z_{PASS} .

[00166] While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes, and equivalents will now occur to those of ordinary skill in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.